Home / MCQ Bank / Electronics and Communication

Electronics and Communication Electronic Devices And Circuits Difficulty: Medium

A standard CMOS inverter is designed with equal rise and fall times (β n = β p ). If the width of the PMOS transistor in the inverter is increased, what would be the effect on the LOW noise margin (NM L ) and the HIGH noise margin NM H ? What is maximum power delivered to the load? For the junction transistor, which of the following relation is true? A transmission line is distortionless if In MSK, the difference between the higher and lower frequency is